NMOS (PMOS).
Fixed capacitive load at the output of a logic gate.
Drain current of an NMOS (PMOS).
DC current when the output of a CMOS PN MDL inverter is in the logic ZERO state.
Effective (mask) channel lengthl. Delay time of a fall (rise) waveform. According to different operating regions of the MOSFET'S MN and MP~, the whole characteristic can be divided into four regions and can be approximately modeled by using the first-order current equations. The detailed calculation is described in the Appendix.
The voltages VH and V~in the logic ONE and ZERO states, respectively, can be written as VH= VDD
Generally, the value of R must be designed such that V~is smaller than v.
In this case, the NMOS in the next stage can be tu%ed off when V.= V~. According to this design rule, the 
for V~n > lV~pl
for V~n < lV~p1.
(3b)
As maybe calculated from (3), the corresponding value of the geometrjc ratio R' is about 0.9 for a typical CMOS process.
The voltages~.Ul,~.Uh, Voul, and V&k at unity-gain points indicated in Fig. 3 can be characterized by finding the slope of the transfer characteristic. Detailed calculations are given in the Appendix.
From (10) and (12), the voltage noise margin VNM at logic ONE and ZERO can be expressed as
Note that the MDL circuits are ratioed. Hence, the noise' margin is not as good as that of the conventional CMOS logic. Its value depends cm the ratio 1? Wd the voltage Vĩ n the logjc ZERO state. AS to the connections among the four MDL configurations, the output node from an NMOS (PMOS) driver cannot be connected to the input node with an NMOS (PMOS) current injector because there will be no charging (discharging) path to the node. The PN MDL therefore cannot be connected to the NP MDL and so on. For those nodes where an NMOS driver and a PMQS current injector are connected together, the ratio R' maybe as small as 1 according to (3). On the other hand the ratio R' must be about 0.1 to obtain an outp~t voltage h@er than V~~-lV~pl at the node where an NMOS current injector and a PMOS driver are connected. This leads to a larger PMOS channel width and thus a larger total chip area in both NP and PP configurations. where four-drain MOSFET'S are usedl for inputs A, B, and Cin.
Since the WIRE-AND or DOT-AND function can be implemented by tying the output nodes together, complex logic functions can be realized by PN MDL as shown in Fig. 5 where NAND, NOR, and AOI circuits are drawn. Due to the multidrain structure, all the 'WIRE-AND functions can be efficiently formed without any interference am~ng them. Similarly, the NP MDL can be used to implement NAND, NOR, and OAI gates, as illustrated in Fig. 6 Both PN MDL and NP MDL can be stacked to form NAND and NOR gates, respectively, as shown in Fig. 7 . To keep the same ON resistance, the channel width of each stacked MOS must be enlarged. Due to the multidrain capability of the SMDL, the output can be taken from the drain of the intermediate MOS to form another logic function.
As may be seen from the illustrative circuits shown in Fig. 7 , two functions can be formed in "one" gate structure. By using such highly merged structures, the interconnection complexity can be reduce{d and the packing density can be drastically increased. These lead to reductions in both interconnection delay and chip area, respectively.
Such advantageous features are more significant in dynamic circuits, as will be seen later.
As compared to NMOS-like or PMOS-like logic, SMDL generally has higher design versatility as well as the above mentioned advantages, all due to its inherent multidrain capability.
that for the same current injector,~he inverters with R' = 1 have smaller delay than those with R'> 1, because of the smaller size of the NMOS which leads to a smaller load capacitance.
In the following comparisons, only R' = 1 is considered.
By using the same p-well CMOS device parameters, the SPICE simulated average delay times of PN MDL and standard CMOS inverters with different capacitive loads, power supply voltages, arid channel lengths are compared
in Table III where all the delay times are normalized. In this comparkon, the CMOS inverters are optimally designed such that the rise time is nearly ,equal to the fall time and the delay time is minimum. Furthermore, the total channel area of the PN MDL inverter is set to be equal to that of the CMOS inverter. In this case, the delay time of the PN MDL inverter is found to be 0.56-0.83 times as small as that of the CMOS inverter, even when the capacitive load is large, the channel length is scaled down to 2 pm, or the power supply is scaled down to 3 V.
If the n-well or doutile-well CMOS technology is adopted, the delay time of the PN h4DL inverter is expected to be smaller because the p-n junction capacitance is decreased. The simulated average delay times of inverters and three-input NOR gates implemented by CMOS, PN MDL, NP MDL, enhancement\depletion NMOS, NMOS-, and PMOS-like logic are compared in Table IV where the 3.5-pm device parameters are used. It is seen that even for complex gates, the PN MDL is still faster than other logic families, especially the CMOS logic. For the NP MDL, the speed is two times as slow as that of the PN MDL because of the large size of the PMOS driver.
To investigate the speed change due to the multidrain structure and the WIRE-AND connections, the average delay times of PN MDL inverters as a function of the number of drain nodes N and the number of WIRE-AND However, unlike the standard CMOS logic, the CMOS MDL has dc power dissipation.
From the above analysis, it is realized that the incorporation of MDL in a CMOS chip can promote the speed performance to the bipolar level while keeping the same power-delay product and the same process complexity of CMOS. It is expected, therefore, that the application field of CMOS can be extended to that of bipolar. 
IV. DYNAMIC MDL AND SMDL
The NN and PP MDL configurations can be used to construct the dynamic circuits to reduce the dc power dissipation. The basic dynamic MDL structures are drawn in Fig. 9 According to the analysis in Section II, these dynamic NN and PP configurations in Fig. 9 Table V where the delay times of the corresponding conventional dynamic gates are also given for comparison. It is seen that if the multidrain structure is formed in the output NMOS, the channel widths of the other three NMOS'S must be doubled as shown in the second circuit of Table V . As compared with the corresponding conventional dynamic gate, the total channel area is the same and the delay time is also the same. If the multidrain structure is formed in the second upper NMOS as shown in the third circuit, suitable width design still leads to the same total channel area and nearly the same speed. Generally, the gate speed characteristics "of the dynamic SMDL are similar to those of conventional dynamic circuits.
To illustrate more clearly the advantageous features of the dynamic SMDL, a dynamic lookahead carry generator for a dynamic 4-bit full adder is designed and shown in Fig. 10(a) where the circuits used to generate~i and~i are not drawn out. As compared with the conventional design which implements C2, C~, and CA separately using dynamic AOI/OAI gates as shown in Fig. 10(b) , the design in Fig. 10(a) is much more compact due to the multidrain capability which merges many devices together. The layout of bofi circuits was generated according to 2-pm CMOS design rules. The layout of the dynamic SMDL lookahead carry generator in Fig. 10(a) is shown in Fig. 1O(C) . As compared with the layout of the conventional CMOS design, the chip area of the SMDL design is only 58 percent that of the CMOS design. This is due to the highly merged structure and the simple interconnection, as can be seen from Fig. 1O(C) . Generally, less interconnection complexity also leads to smaller delay. Such Fig  Ii(a) and (b) with V~~= 5 and 3 V, respectively. The two waveforms in each figure are identical because they are measured from the outputs of the fifth and seventh stages.
The pair delay Tp~( TP~) between two fall (rise) waveforms thus can be measured directly. The results are listed in Table VI 
It may be seen from (9) that Region IV exists only when VT. < Vml -(J(DD -l~Tpl)/'@'2. To find V~,~.~in (8) and (9) must be replaced by V~( = V'). The resultant expression is shown in (2). One of the unity-gain points defined at the point of fiUl and V'oUl is located in Region II. By taking the first derivative of (7) and setting it to unity, F(U1 and VOUkcan 
-( R-l)(V;D -2VDDIVTPI))1'27(R -l).
(13)
